# Modeling electrical characteristics of laser tuned silicon microdevices

Michel Meunier<sup>a,b</sup>, Mathieu Ducharme<sup>a</sup> and Jean-Sébastien Bernier<sup>a</sup>

<sup>a</sup> École Polytechnique de Montréal, Laser Processing Laboratory, PO Box 6079, Succursale. Centreville, Montréal (Québec), Canada, H3C 3A7

<sup>b</sup> LTRIM-Technologies, 440 Blvd Armand Frappier, suite 140, Laval, Québec, Canada, H7V 4B4

### ABSTRACT

Highly accurate resistances can be made by iteratively laser inducing local diffusion of dopants from the drain and source of a gateless field effect transistor into its channel, thereby forming an electrical link between two adjacent p-n junction diodes. These laser tuned microdevices have been electrically characterized and their current-voltage (I-V) behaviors are linear at low voltages and sublinear at higher voltages where carrier mobility is affected by the presence of high fields. Considering that the microdevice is a one dimensional trap less n + v n+ structure, we have developed a theoretical current-voltage equation that satisfies these experimental results.

**Keywords:** Laser trimming, laser tuned microdevices, laser induced diffusible resistance, microelectronics, highly accurate resistance.

## INTRODUCTION

Due to the inevitable fabrication process variabilities, analogue microelectronics circuits' functionalities are frequently altered and trimming techniques have to be used to accurately adjust some microdevices' characteristics. We have recently proposed a new technique to finely tune analogue microelectronics' circuits that presents the advantages of being very accurate, using very small die area, and being easily integrated into any actual CMOS processes without additional fabrication steps [1-5]. A patent disclosing the detailed device structure and creation method has been recently accepted [3]. In this paper, after reviewing the principle of the technique, we present the electronic characterization and modeling of these new microdevices. We show that they present an excellent linear current-voltage behavior at usual microelectronics' voltages and that at higher voltages, the sublinear behavior is due to a saturation of the majority carriers' velocity.

## PRINCIPLE OF THE LASER TRIMMING METHOD

The laser trimming technique shown schematically in Figure 1 is performed on a device structure consisting of a gateless MOSFET fabricated by a conventional CMOS process [1,2]. For a n-type resistor, the device structure consists of two highly doped regions formed by implantation inside a p-well, resulting in two p-n junctions facing each other. Before the laser trimming operation, the only current that can flow through the device is the p-n junctions leakage current, resulting essentially in an open circuit. Focusing a laser beam on the gap region between the two junctions causes melting of the silicon, resulting in dopant diffusion from the highly doped regions to the lightly-doped gap region. Upon removal of the laser light, the silicon solidifies, leaving the diffused dopants in a new spatial distribution forming an electrical link between the highly doped regions. This laser-diffused link constitutes the tuned microdevice. Tight control of process parameters is necessary to create efficiently these laser tuned microdevices while avoiding damage to adjacent devices and structures. These parameters are the laser spot size, the pulse duration, the laser power, the number of laser expositions and the position of the laser spot relatively to the device. By varying the parameters between each laser intervention, one can accurately control the tuning of the device. Scanning electron microscopy and transmission electron microscopy show that the laser process has no effect on the dielectric multilayers nor on the dielectric/silicon interface[2,6].

SPIE USE, V. 4 4977A-48 (p.1 of 5) / Color: No / Format: A4/ AF: A4 / Date: 2003-02-19 18:12:31

Please verify that (1) all pages are present, (2) all figures are acceptable, (3) all fonts and special characters are correct, and (4) all text and figures fit within the margin lines shown on this review document. Return to your MySPIE ToDo list and approve or disapprove this submission.



Figure 1 Schematics of the laser tuned microdevices technique

#### ELECTRICAL CHARACTERIZATION

Current-voltage (I-V) characteristics have been measured using a Hewlett Packard 4155A semiconductor parameter analyzer with a four-wire test procedure on samples placed in a Faraday cage at room temperature. The I-V curves of typical laser tuned resistances are presented in Figure 2. Devices with few k $\Omega$ s in resistance present an excellent linearity over the range of voltages normally used in microelectronics (±1.5V). In Figure 3, I-V characteristics of tuned resistances with nominal gap between 0.6 µm and 1.4 µm are plotted up to 7.5 volts, the maximum applicable voltage on our test chip before breakdown. They showed a non-linear behavior primarily related to the carrier velocity saturation at moderate fields. The lines on this figure correspond to the model presented in the next section.





SPIE USE, V. 4 4977A-48 (p.2 of 5) / Color: No / Format: A4/ AF: A4 / Date: 2003-02-19 18:12:31

Please verify that (1) all pages are present, (2) all figures are acceptable, (3) all fonts and special characters are correct, and (4) all text and figures fit within the margin lines shown on this review document. Return to your MySPIE ToDo list and approve or disapprove this submission.





Fig. 4 Schematics of the one dimensional model applied to the geometry of a laser-diffused resistor.

The J-V relation of a n+ v n+ structure has been extensively studied in the past [7-12]. Single carrier transport can be described by the drift-diffusion equation where the diffusion current is ignored and by a field dependent mobility expression based on the Canali et al. model [13]. An impurities' concentration dependent low field mobility model was also used [14]. Mobility degradation is implicitly assumed since important electric fields as high as  $10^5$ V/cm are applied on the laser-tuned resistors. Therefore, the current density is given by:

$$J = nq \frac{\mu_0 E}{1 + \left| E/E_c \right|} \tag{1}$$

SPIE USE, V. 4 4977A-48 (p.3 of 5) / Color: No / Format: A4/ AF: A4 / Date: 2003-02-19 18:12:31

where q is the elementary electrical charge,  $E_c$  is the electric field necessary to observe mobility degradation and  $\mu_0$  the low field mobility. At low applied electric field E, we observe an ideal ohmic relation. The charge-trap density is considered small enough to be ignored and current continuity yields to dJ/dx = 0. By combining equation (1) with Poisson's equation, where all the impurities  $N_D$  are ionized (leading to  $n = N_D$  at room temperature), we obtain the differential equation:

$$J = q \left( N_D - \frac{\varepsilon}{q} \frac{d}{dx} E \right) \frac{\mu_0 E}{1 + \left| E/E_C \right|}.$$
 (2)

where  $\mathcal{E}$  is permittivity of the semiconductor. We then make the "virtual cathode approximation" which stipulates that the electric field is equal to 0 at x = 0 and a transcendent solution is obtained by integration of the differential equation (2):

$$-\hat{j}\hat{x}\left(\frac{1}{\hat{j}}-1\right)^{2} = \left(\frac{1}{\hat{j}}-1\right)\hat{e} + \ln\left(1-\left(\frac{1}{\hat{j}}-1\right)\hat{e}\right)$$
(3)

with the dimensionless variables :

$$\hat{j} \equiv \frac{J}{qN_D\mu_0E_C},\tag{4a}$$

$$\hat{e} \equiv E/E_C , \qquad (4b)$$

$$\hat{x} \equiv \frac{-xN_D q}{\mathcal{E} \cdot E_{\sigma}}.$$
(4c)

A solution J(V) is very hard to obtain because we do not have a direct relation between *J* and *E*. In previous studies, this solution was investigated only in certain asymptotic conditions because of its nature and complexity of its numerical resolution. Unfortunately, most of the current-voltage (J-V) plot of a typical laser-diffused resistor is within the transition between pure ohmic conduction and the effect of mobility degradation and space-charge-limited current. This transition cannot be only evaluated in asymptotic conditions.

It is reasonable to consider that for a positive applied voltage V we will get negative values of J, E and  $E_C$ . Since

$$-\hat{j}\hat{x}\left(\frac{1}{\hat{j}}-1\right)^2 \le 0, \quad \forall \hat{x} \quad and \quad \forall \hat{j} , \qquad (5)$$

the logarithmic term will always dominate on the right hand side of equation (4) in our case. We can then approximate our transcendent solution by

$$-\hat{j}\hat{x}\left(\frac{1}{\hat{j}}-1\right)^{2} \approx \ln\left(1-\left(\frac{1}{\hat{j}}-1\right)\hat{e}\right).$$
(6)

It is now possible to express the electric field E = dV / dx as a function of the current density, yielding after integration over the device's length L to the V-J relation:

$$V = \frac{E_C^2 \varepsilon}{N_D q} \frac{-\hat{j}^2}{(\hat{j}-1)^3} \left\{ \exp\left(\frac{-\hat{x}_L}{\hat{j}}(\hat{j}-1)^2 - 1\right) + \frac{\hat{x}_L}{\hat{j}}(\hat{j}-1)^2 - 1 \right\}$$
(7)

where

$$\hat{x}_L \equiv \frac{-LN_D q}{\varepsilon E_C}.$$
(8)

This equation was applied to fit the experimental curves of Figure 3 with only  $N_D$  and  $E_C$  as free parameters. The three fitted curves give values of  $N_D$  between  $10^{18}$  cm<sup>-3</sup> and 5x  $10^{18}$  cm<sup>-3</sup> which correspond to the expected doping level

## SPIE USE, V. 4 4977A-48 (p.4 of 5) / Color: No / Format: A4/ AF: A4 / Date: 2003-02-19 18:12:31

in the melted region after the laser induced dopant diffusion from the highly doped regions of  $5 \times 10^{19}$  cm<sup>-3</sup>. The excellent fit suggests that equation (7) described very well the electrical behavior of the laser tuned microdevices.

## CONCLUSIONS

Highly accurate resistors compatible with CMOS technology can be easily made by laser inducing dopant diffusion. These new microdevices have very linear I-V curves at the usual microelectronics operating voltages and present non-linear behavior due to carrier velocity saturation. Experimental results are well described by a simplified analytical solution of the one dimensional trap-less  $n + v n + or p + \pi p + diodes' model$ .

The authors are grateful to Jean-Paul Lévesque, Hugo St-Jean for technical assistance, Yvon Savaria and Alain Lacourse for stimulating discussions. We also acknowledge the financial contribution from NSERC of Canada.

#### REFERENCES

[1] M. Meunier, Y. Gagnon, A. Lacourse, Y. Savaria et M. Cadotte, "A new laser trimming process for microelectronics", Proceedings of the SPIE, Volume 4274, 385-392 (2001)

[2] M.Meunier, M. Cadotte, M. Ducharme, Y. Gagnon, A. Lacourse, "Laser induced diffusible resistance: device characterization and process modeling" Proceeding of the SPIE, Volume 4637, 75-81(2002).

[3] M. Meunier, Y. Gagnon, Y. Savaria, A. Lacourse and M. Cadotte, A New Laser Trimming Process for Microelectronics" Applied Surface Science, 186, 52-56 (2002)

[4] Y. Gagnon, M. Meunier, Y. Savaria, "Method and Apparatus for Iteratively and Selectively Tuning the Impedance Integrated Semiconductor Devices Using a Focused Heating Source" US Patents 09/332,059 and PCT # 06042-002-WO-1 by LTRIM Technologies Inc. (2001)

[5] M. Meunier, M. Cadotte and M. Ducharme "Laser tuned silicon microdevices for analogue microelectronics", Riken Review, Volume 50, 53-56 (2003)

[6] M. Meunier, M. Ducharme, J-Y. Degorce, Y. Liao and A. Lacourse "Laser induced local modification of silicon microdevices: a new technique for tuning analogue microelectronics" Proceeding of the SPIE, (2003)

[7]M. A. Lampert, P. Mark, Current Injection in Solids, New York, Academic, (1970)

[8] A. Van der Ziel, "Space-Charge-Limited Solid-State Diode", Semiconductors and Semimetals, vol.14, pp.195-247. (1979)

[9] G.T. Wright, Solid State Electron, 2, p.165. (1962)

[10] S.M. Skinner, J. Applied Physics, 26, p.498. (1955)

[11] M. Lampert and A. Rose, Phys. Rev., 121, p.26 (1960)

[12] G. Krieger, P. Niles, "Diffused Resistors Characteristics at High Current Density Levels – Analysis and Applications", IEEE Trans. Electron Devices, vol 26, pp 416 422, (1989)

Applications", IEEE Trans. Electron Devices, vol.36, pp.416-423. (1989)

[13] C. Canali, G. Majni, R. Minder, and G. Ottaviani, "Electron and hole drift velocity measurements in Silicon and their empirical relation to electric field and temperature", IEEE Trans. Electron Devices, vol.ED-22, pp.1045-47. (1975)
[14] G. Masetti, M. Severi, and S. Solmi, "Modeling of Carrier Mobility Against Carrier Concentration in Arsenic-, Phosphorus- and Boron-Doped Silicon", IEEE Trans. Electron Devices, VI.ED-30, pp.764-769. (1983)

SPIE USE, V. 4 4977A-48 (p.5 of 5) / Color: No / Format: A4/ AF: A4 / Date: 2003-02-19 18:12:31